i-NRG

Internetworking Research Group — UCSC

  • Home
  • People
  • Projects
  • Publications
  • Resources
You are here: Home / People / Kerry Veenstra / Kerry Veenstra’s Patents

Kerry Veenstra’s Patents

Look what happens when someone starts his career in a then-new field and works at it for a long time!

Data Source (Enter IN/veenstra AND AN/altera in the Query box.)

Kerry Veenstra’s U.S. Patents — As First Inventor

Inventor(s)Patent NumberTitle
Veenstra4,677,318Programmable logic storage element for programmable logic devices
Veenstra5,359,242Programmable logic with carry-in/carry-out between logic blocks
Veenstra5,436,574Universal logic module with arithmetic capabilities
Veenstra5,486,775Multiplexer structures for use in making controllable interconnections in integrated circuits.
Veenstra5,517,186EPROM-based crossbar switch with zero standby power
Veenstra5,977,791Embedded memory block with FIFO mode for programmable logic device
Veenstra6,011,406Ultra-fast configuration mode for a programmable logic device
Veenstra6,242,946Embedded memory block with FIFO mode for programmable logic device
VeenstraRE38,451Universal logic module with arithmetic capabilities
Veenstra, et al.5,680,061Techniques for programming programmable logic array devices
Veenstra, et al.6,160,419Programmable logic architecture incorporating a content addressable embedded array block
Veenstra, et al.6,286,114Enhanced embedded logic analyzer
Veenstra, et al.6,326,807Programmable logic architecture incorporating a content addressable embedded array block
Veenstra, et al.6,377,069Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards
Veenstra, et al.6,460,148Enhanced embedded logic analyzer
Veenstra, et al.6,472,903Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards
Veenstra, et al.6,525,678Configuring a programmable logic device
Veenstra, et al.6,605,960Programmable logic configuration device with configuration memory accessible to a second device
Veenstra, et al.6,704,889Enhanced embedded logic analyzer
Veenstra, et al.6,956,920Apparatus and method for low power routing of signals in a Low Voltage Differential Signaling system
Veenstra, et al.7,584,456Method and apparatus for debugging embedded systems having read only memory
Veenstra, et al.7,593,499Apparatus and method for low power routing of signals in a low voltage differential signaling system
Veenstra, et al.8,233,577Apparatus and method for routing of signals
Veenstra, et al.8,912,831Apparatus and method for routing of signals

Kerry Veenstra’s U.S. Patents — As C0-inventor

InventorsPatent NumberTitle
Allen, et al.7,000,161Reconfigurable programmable logic system with configuration recovery mode
Allen, et al.7,512,849Reconfigurable programmable logic system with configuration recovery mode
Allen, et al.7,822,958Booting mechanism for FPGA-based embedded system
Allen, et al.8,412,918Booting mechanism for FPGA-based embedded system
Bain, et al.7,472,369Embedding identification information on programmable devices
Cliff, et al.5,260,611Programmable logic array having local and long distance conductors
Cliff, et al.5,274,581Look up table implementation of fast carry for adders and counters
Cliff, et al.5,543,730Techniques for programming programmable logic array devices
Cliff, et al.5,850,151Programmable logic array intergrated circuit devices
Cliff, et al.5,850,152Programmable logic array integrated circuit devices
Cliff, et al.5,909,126Programmable logic array integrated circuit devices with interleaved logic array blocks
Cliff, et al.5,926,036Programmable logic array circuits comprising look up table implementation of fast carry adders and counters
Cliff, et al.5,963,049Programmable logic array integrated circuit architectures
Cliff, et al.5,982,195Programmable logic device architectures
Cliff, et al.6,191,608Techniques for programming programmable logic array devices
Cliff, et al.6,204,688Programmable logic array integrated circuit devices with interleaved logic array blocks
Cliff, et al.6,271,681PCI-compatible programmable logic devices
Cliff, et al.6,366,121Programmable logic array integrated circuit architectures
Cliff, et al.6,384,630Techniques for programming programmable logic array devices
Cliff, et al.6,392,438Programmable logic array integrated circuit devices
Cliff, et al.6,646,467PCI-compatible programmable logic devices
Cliff, et al.6,759,870Programmable logic array integrated circuits
Cliff, et al.6,815,981Programmable logic array integrated circuit devices
Cliff, et al.7,148,722PCI-compatible programmable logic devices
Cliff, et al.RE35,977Look up table implementation of fast carry arithmetic and exclusive-or operations
Lane, et al.6,069,487Programmable logic device circuitry for improving multiplier speed and/or efficiency
Lane, et al.6,323,677Programmable logic device circuitry for improving multiplier speed and/or efficiency
Lytle, et al.6,181,162Programmable logic device with highly routable interconnect
Lytle, et al.6,294,928Programmable logic device with highly routable interconnect
Lytle, et al.6,492,834Programmable logic device with highly routable interconnect
Ngo, et al.7,310,757Error detection on programmable logic resources
Ngo, et al.7,577,055Error detection on programmable logic resources
Ngo, et al.7,907,460Error detection on programmable logic resources
Ngo, et al.8,130,574Error detection on programmable logic resources
Norman, et al.4,864,161Multifunction flip-flop-type circuit
Pedersen, et al.5,260,610Programmable logic element interconnections for programmable logic array integrated circuits
Pedersen, et al.5,376,844Programmable logic device with multiplexer-based programmable interconnections
Pedersen, et al.5,436,575Programmable logic array integrated circuits
Pedersen, et al.5,485,103Programmable logic array with local and global conductors
Pritchard, et al.7,395,360Programmable chip bus arbitration logic
Reddy, et al.6,052,327Dual-port programmable logic device variable depth and width memory array
Reddy, et al.6,392,954Dual port programmable logic device variable depth and width memory array
Van Brink, et al.7,802,221Design tool with graphical interconnect matrix
Van Brink, et al.8,191,035Design tool with graphical interconnect matrix
Xia, et al.7,356,620Apparatus and methods for communicating with programmable logic devices
Xia, et al.7,574,533Apparatus and methods for communicating with programmable logic devices
Xia, et al.7,650,438Apparatus and methods for communicating with programmable logic devices
Xia, et al.8,719,458Apparatus and methods for communicating with programmable logic devices
Xia, et al.8,190,787Apparatus and methods for communicating with programmable logic devices
Xia, et al.8,554,959Apparatus and methods for communicating with programmable logic devices
Xia, et al.9,274,980Apparatus and methods for communicating with programmable devices

HOWTOs

Here is a list of how-to solutions for problems that we have encountered while doing research in the i-NRG Lab. … Read More

Contact Us

Katia Obraczka
katia@soe.ucsc.edu

Lab
Engineering 2 Building, Room 311
UC Santa Cruz
1156 High St
Santa Cruz, CA 95064
map / driving directions

Copyright © 2023 · Enterprise Pro Theme on Genesis Framework · WordPress · Log in